



---

## CS1238user manual

24-bit Sigma-Delta ADC

Rev 1.1

Mailing address: 9th Floor, Tower A, Garden City Digital Building, No. 1079 Nanhai Avenue, Shekou, Nanshan District,

Shenzhen Postcode: 518067

Company phone number: +(86 755)86169257

Fax: +(86 755)86169057

Company website: [www.chipsea.com](http://www(chipsea.com)

WeChat ID: Chipsea Technology

Wechat QR code:



**Version history**

historic version	Modify content	version date
REV 1.0	initial version	2014-3-26
REV 1.1	1.Change format 2.Modify differential input impedance parameters 3.RevisePPNoise parameters 4.Modify common mode input range parameters	2014-10-17

## Table of contents

<b>Version history.....</b>	<b>2</b>
<b>Table of contents.....</b>	<b>3</b>
<b>1 Chip function description.....</b>	<b>5</b>
1.1 Main functional features of the chip.....	5
1.2 Chip application scenarios.....	5
1.3 Chip basic structure and function description.....	6
1.4 Absolute maximum limits of the chip.....	7
1.5 CS1238Digital Logic Characteristics.....	7
1.6 CS1238Electrical Characteristics.....	8
1.7 Chip pins.....	9
<b>2 Chip function module description.....</b>	<b>10</b>
2.1 Analog Input Front End.....	10
2.2 Temperature Sensor.....	10
2.3 low noisePGAAmplifier.....	11
2.4 Clock signal source.....	12
2.5 Reset and power down (POR&power down) .....	12
2.6 SPISerial communication.....	13
2.6.1 Establishment time.....	13
2.6.2 ADCData output rate.....	14
2.6.3 Data Format.....	14
2.6.4 Data preparation/data input and output ( <i>DRDY/DOUT</i> ) .....	14
2.6.5 Serial clock input (SCLK).....	14
2.6.6 Data sending.....	15
2.6.7 Functional configuration.....	16
2.6.7.1 SPICommand word.....	16
2.6.7.2 SPIregister.....	17
2.6.8 power downmodel.....	18
<b>3 Chip packaging.....</b>	<b>19</b>
3.1 SOP-14pin.....	19
3.2 DIP-14pin.....	19

**Figure catalog**

picture1 CS1238Schematic block diagram.....	6
picture2 CS1238Chip pin diagram.....	9
picture3Analog input structure diagram.....	10
picture4 PGStructure diagram.....	11
picture5 CS1238Data creation process1 .....	13
picture6 CS1238Data creation process2 .....	13
picture7 CS1238Read data timing diagram1 .....	15
picture8 CS1238Read data timing diagram2 .....	15
picture9Functional configuration timing diagram.....	16
picture10 CS1238 PowerDownSchematic diagram of the mode.....	18
picture11 chipSOP14Package size information.....	19
picture12 chipDIP14Package size information.....	20

**table directory**

surface1 CS1238Limit value.....	7
surface2 CS1238Digital Logic Characteristics.....	7
surface3 CS1238Electrical Characteristics (VDD = 5V,3.3V).....	8
surface4 CS1238Power Supply Electrical Characteristics (VDD = 5V) .....	8
surface5 CS1238Power Supply Electrical Characteristics (VDD = 3.3V) .....	8
surface6 PINsFeet Description.....	9
surface7Output rate setting.....	14
surface8Ideal output code and input signal <sub>(1)</sub> .....	14
surface9Reading data timing table.....	15
surface10 CS1238Command word description table.....	16
surface11 ConfigRegister description table.....	17

## 1 Chip function description

CS1238It is a high-precision, low-power analog-to-digital conversion chip with two differential input channels, built-in temperature sensor and High precision oscillator.

CS1238ofPGAOptional:1,2,64,128,The default is128.

CS1238ofADCData output rates are optional:10Hz,40Hz,640Hz,1.28kHz,The default is10Hz;

MCUable to pass2linearSPIinterfaceSCLK,DRDY/DOUTandCS1238communicate, carry out line configuration, such as channel selection,PGAselection, output rate selection, etc.

### 1.1 Main functional features of the chip

- Built-in crystal oscillator
- Integrated temperature sensor
- bringpower downFunction
- 2WireSPIinterface, the fastest rate is1.1MHz

### ADCFeatures:

- twenty fourNo missing bits
- PGAOptional magnification:1,2,64,128
- integrated2aisletwenty fourdifferential input with no missing bits, thePGA=128hourENOBfor20.7bit(working in5V)\20.2 bit(working in3.3V)
- PPnoise:PGA=128,10Hz:150nV;
- INLless than0.0015%
- Output rate optional:10Hz,40Hz,640Hz,1.28kHz
- In-band short function

### 1.2 Chip application scenarios

- industrial process control
- electronic scale
- Liquid/Gas Chemical Analysis
- blood meter
- Smart converter
- portable device


### 1.3 Chip basic structure and function description

CS1238 is a high-precision, low-power consumption Sigma-Delta Analog-to-digital conversion chip, built-in one Sigma-Delta ADC, two differential input channels and one temperature sensor, ADC uses two-level sigma delta modulator, through a low-noise Acoustic instrument is realized with amplifier structure PGAMagnification, optional magnification: 1, 2, 64, 128. existPGA=128 valid when Resolution up to 20.7bit(working in 5V).

CS1238 built-in RCOscillator, no external crystal required.

CS1238 able to pass DRDY/DOUT and SCLK Configure multiple functional modes, such as temperature detection, PGA choose, ADC data output rate selection and more.

CS1238 have power down model.



picture1 CS1238 Principle block diagram

#### 1.4 Chip absolute maximum limit value

surface1 CS1238limit value

<b>name</b>	<b>symbol</b>	<b>smallest</b>	<b>maximum</b>	<b>unit</b>
voltage	VDD	- 0.3	6	V
Power supply instantaneous current			100	mA
Power supply constant current			10	mA
Digital pin input voltage		- 0.3	DVDD+0.3	V
Digital output pin voltage		- 0.3	DVDD+0.3	V
Temperature			150	°C
Operating temperature		- 40	85	°C
Storage temperature		- 60	150	°C
Chip pin soldering temperature			240	°C

#### 1.5 CS1238digital logic properties

surface2 CS1238digital logic properties

<b>parameter</b>	<b>smallest</b>	<b>typical</b>	<b>maximum</b>	<b>unit</b>	<b>Conditions</b>
VIH	0.7×DVDD		DVDD+0.1	V	
VIL	DGND		0.3×DVDD	V	
VOH	DVDD-0.4		DVDD	V	Ioh=1mA
VOL	DGND		0.2×DVDD	V	IoL=1mA
IIH			10	µA	VI=DVDD
IIL	- 10			µA	VI=DGND
Serial clockSCLKworking frequency			1.1	MHz	

**1.6 CS1238electrical characteristics**

All parameters tested at ambient temperature -40~85°C, built-in reference conditions, unless otherwise noted.

surface3 CS1238Electrical Characteristics (VDD = 5V,3.3V)

parameter	condition	minimum value	typical value	maximum value	unit
<b>Analog input</b>					
Full scale input voltage (AINP-AINN)			±0.5VREF/PGA		V
Common mode input voltage	PGA=1,2	AGND-0.1		AVDD+0.1	V
	PGA=64,128	AGND+0.75		AVDD-0.75	V
Differential input impedance	PGA=1,2		210		MΩ
	PGA=64,128		29		MΩ
<b>system performance</b>					
resolution	No missing codes		twenty four		Bits
ADrate			10	1280	Hz
build time	Fully established	3:ADCThe output rate is10\40Hz, 4: ADCThe output rate is640\1280Hz			conversion cycle
PPnoise	PGA=128,10Hz		150		nv
Effective accuracy	PGA=128,10Hz		20.7(5V) 20.2(3.3V)		bit
Integral linearity	PGA=128		±15		ppm
offset error	PGA=128		±1.4		μV
offset error drift	PGA=128		20		nv/°C
gain error	PGA=128		±0.5		%
Gain error drift	PGA=128		8		ppm/°C
<b>Reference voltage input</b>					
Reference voltage input	REFIN	1.5	VDD	VDD+0.1	V
<b>Reference voltage output</b>					
Reference voltage output	REFOUT		VDD		V
<b>clock</b>					
Internal oscillator frequency			5.2		MHz
Built-in clock temperature drift			250		ppm/°C
<b>Temperature Sensor</b>					
Temperature measurement error	TempError		±3		°C


surface4 CS1238Power Supply Electrical Characteristics (VDD = 5V)

parameter	condition	minimum value	typical value	maximum value	unit
voltage	VDD	4.5	5	5.5	V
Working current	normal model	PGA=1,2	1.57		mA
		PGA=64,128	2.34		mA
	power down		0.1	0.1	μA

surface5 CS1238Power Supply Electrical Characteristics (VDD = 3.3V)

parameter	condition	minimum value	typical value	maximum value	unit
voltage	VDD	3	3.3	3.6	V
Working current	normal model	PGA=1,2	1.26		mA
		PGA=64,128	2.11		mA
	power down		0.1		μA

## 1.7chip pin



picture2 CS1238Chip pin diagram

surface6 PINsFoot description


serial number	Pin name	input Output	illustrate
1	VDD	P	power supply
2	REFOUT	AO	Reference source output
3	REFIN	AI	Reference source input
4	GND	P	chip ground
5	NC		Empty feet
6	AINP1	AI	aisle1positive input
7	AINN1	AI	aisle1Negative input
8	AINP2	AI	aisle2positive input
9	AINN2	AI	aisle2Negative input
10	NC		Empty feet
11	GND	P	chip ground
12	NC		Empty feet
13	SCLK	DI	SPIinput interface
14	DRDY/DOUT	DI/DO	SPIdata input/output interface

Note:REFOUTThat is, the sensor excitation source output (the output value isVDD).

## 2Chip function module description

### 2.1Analog input front end

CS1238 There is 1 road ADC, Integrated 2 Channel differential input, the signal input can be a differential input signal AINP1, AINN1 or AINP2, AINN2, or it can be the output signal of the temperature sensor. The input signal is switched by the register (ch\_sel[1:0]) Control, its basic structure is shown in the figure below:



picture3Analog input structure diagram

CS1238 of PGA Can be equipped with: 1, 2, 64, 128, by the register (pga\_sel[1:0]) control;

The reference voltage can be externally input or internally output. If you want to use an external reference voltage, you must first turn off the internal reference, the internal reference is controlled by register (refo\_off) control.

### 2.2Temperature Sensor

The temperature measurement function is provided inside the chip. When ch\_sel[1:0]=2'b10 hour, ADC The analog signal input is connected to the internal temperature sensor sensor, other analog input signals are invalid. ADC The actual

actual temperature value. When ch\_sel[1:0]=2'b10 hour, ADC Only supports PGA=1. The temperature sensor needs to be calibrated at a single point


just. Correction method: at a certain temperature point A next, use the temperature sensor to measure and get the code value Ya.

Then other temperature points B Corresponding temperature = Yb \* (273.15 + A) / Ya - 273.15

A The unit of temperature is degrees Celsius. Ya is the point corresponds to the temperature code value. Yb is the point corresponds to the temperature code value.

## 2.3 low noisePGAamplifier

CS1238provides a low noise, low driftPGAThe amplifier is connected to the bridge sensor differential output, which is based on This structural diagram is shown in the figure below. The front resistorEMIfilter circuit $R=450\Omega$ , $C=18pF$ accomplish20MHz high frequency filtering. Low noisePGAAmplifier passesRF1,R1,RF2accomplish64times amplification, and combined with the switching capacitor of the subsequent stagePGAcomposition64and 128ofPGAAenlarge. passpga\_sel[1:0]to configure1,2,64,128etc. differentPGA. when using PGA=1,2hour,64times lower noisePGAThe amplifier is shut down to save power. When using low noisePGAAmplifier When , the input range is withinGND+0.75VarriveVDD-0.75VBetween, exceeding this range will lead to actual performance degradation. existCAPThe port is connected to a built-in45pFcapacitor, with built-in2kresistanceRINTForm a low-pass filter for low-noise VoicePGAhight-frequency filtering of the amplifier output signal, while the low-pass filter can also be used asADCanti-aliasing filter device.



picture4 PGAAstructure diagram

CS1238built-inBuffer,whenPGA=1,2hour,CS1238useBufferto reduce due toADCDifferential input Problems caused by low impedance, such as insufficient settling time, large gain error, etc., whenPGA=64,128hour, CS1238also useBufferto reduce noise due to lowPGAGo throughRINT=2K,CINT=0.1μFAfter low-pass filtering

The phenomena caused by the establishment error, gain error and internal code drift.

## 2.4clock signal source

CS1238Use the built-in crystal oscillator to provide the clock frequency required by the system. The typical value is5.2MHz.

## 2.5Reset and power down (POR&power down)

When the chip is powered on, the built-in power-on reset circuit will generate a reset signal to automatically reset the chip.

whenSCLKgoes from low to high and remains high for more than100 $\mu$ s,CS1238EnterPowerDwon

mode, when the power consumption is lower than0.1 $\mu$ A. whenSCLKWhen returning to low level, the chip will re-enter normal working state.

state.

When the system consists ofpower downWhen re-entering normal working mode, all functions are configured asPowerDownOf

In the current state, no function configuration is required.

## 2.6 SPI Serial communication



CS1238 adopted in 2Wire SPI serial communication via SCL and DRDY/DOUT. It can realize data reception and function configuration.

### 2.6.1 build time

The establishment of the intended input signal and the establishment time requirements of the filter; ADCThe data output rate is 640Hz or 1280Hz/hour,

The digital part needs to be 4The data conversion cycle meets the settling time requirements of the analog input signal and the filter.

CS1238The entire establishment process is shown in the figure below:



parameter	describe(t1)	minimum value	typical value	maximum value	unit
t1	Power on\PowerDownSetup time required for simulation after recovery\channel switch		2		ms
t3	PGASetup time required for simulation after switching\rate switching		0.8		μs
t2	Creation time (DRDY\DOUKeep power high flat)	10\40Hz		300\75	ms
		640\1280Hz		6.25\3.125	ms

### 2.6.2 ADCData output rate

CS1238The data output rate can be set by register speed\_sel[1:0] configuration.

surface7Output rate setting	
SPEED_SEL[1:0]	ADC output rate (Hz)
00	10
01	40
10	640
11	1280

### 2.6.3 Data Format

CS1238The output data is twenty fourbit2Hexadecimal complement, MSB (MSB) is output first. least significant digit (LSB) for  $(0.5V_{REF}/Gain)/(2^{20}-1)$ . A positive full-scale output code is 7FFFFFFH, the negative value full-scale output code is

800000H. The following table shows the ideal output codes corresponding to different analog input signals.

surface8Ideal output code and input signal <sup>(1)</sup>	
input signal V <sub>IN</sub> (AINP-AINN)	ideal output
$\geq +0.5V_{REF}/Gain$	7FFFFFFH
$(+0.5V_{REF}/Gain)/(2^{20}-1)$	000001H
0	000000H
$(-0.5V_{REF}/Gain)/(2^{20}-1)$	FFFFFH
$\leq +0.5V_{REF}/Gain$	800000H

(1) does not consider noise, INL, the effects of offset error and gain error

### 2.6.4 Data preparation/data input and output (DRDY/DOUT)

*DRDY/DOUT*The pins are 4purpose. First, when the output is low, it means that the new data has been converted;

Second, as a data output pin, when the data is ready, the individual SCLK After the rising edge of *DRDY/DOUT*

Output the highest bit of the converted data (MSB). In every SCLK on the rising edge, the data will automatically shift 1Bit. exists twenty four individual

SCLK Later all twenty fourbit data readout, if this time pauses SCLK of sending, *DRDY/DOUT* will remain

holds the last bit of data until the next data is ready, and then pulls it high. *DRDY/DOUT* was pulled again

Low, indicating that the new data has been converted and the next data can be read; third, in the 25, 26 individual SCLK

When, the register status update flag is output; fourth, as a register data writing or reading pin, when the register needs to be configured

or when reading a register value, SPI Need to send 46 individual SCLK, according to *DRDY/DOUT* The input command word is judged

Determine whether the operation is to write a register or to read a register.

### 2.6.5 Serial clock input (SCLK)

serial clock input SCLK is a digital pin. This signal should be guaranteed to be a clean signal, glitchy or slow

A rising edge may cause incorrect data to be read or an error state to be entered. Therefore, it should be ensured SCLK of rising and falling


are less than 50ns.

### 2.6.6 Data sending


CS1238 can continuously convert analog input signals, when the  $DRDY/DOUT$  pulled low, indicating that the data has been ready to accept, the first to enter  $SCLK$  to read the most significant bit of the output, the twenty four individual  $SCLK$  will all later off twenty four bit data readout, if this time pauses  $SCLK$  of sending,  $DRDY/DOUT$  will keep the last digit

According to, until it is pulled high, the 25 and 26 individual  $SCLK$  whether the output configuration register has a write operation flag, Section 25 individual  $SCLK$  corresponding  $DRDY/DOUT$  for 1 When indicating the configuration register Configis written with new values, the 26 individual  $SCLK$  corresponding  $DRDY/DOUT$  Reserved for chip expansion, the current output has always been 0, through the 27 individual  $SCLK$  can  $DRDY/DOUT$  Pull it up, and then be  $DRDY/DOUT$  is pulled low again, indicating that new data is ready

Get ready to accept and proceed to the next data conversion. Its basic timing is shown in the figure:



picture7 CS1238Read data timing diagram1



picture8 CS1238Read data timing diagram2


surface9Read data timing table

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_4$	$DRDY/DOUT$ after going low to the first $SCLK$ rising edge	0			ns
$t_5$	$SCLK$ High level or low level pulse width	455			ns
$t_6$	$SCLK$ Rising edge to new data bit valid (transmission delay)	455			ns
$t_7$	$SCLK$ Rising edge to old data bit valid (hold time)	227.5		455	ns
$t_8$	Data update, reading previous data is not allowed		26.13		μs
$t_9$	conversion time (1/data rate)	10Hz		100	ms
		40Hz		25	ms
		640Hz		1.5625	ms
		1280Hz		0.78125	ms

## 2.6.7 Function configuration

CS1238able to passSCLKand $DRDY/DOUT$ Different functions can be configured and the function configuration timing sequence

The picture is shown below:



A brief description of the function configuration process is given in $DRDY/DOUT$ After changing from high to low:

- 1.No.1to the firsttwenty fourindividualSCLK, readADCdata. If there is no need to configure the register or read the register register, you can omit the following steps.
- 2.No.25to the first26individualSCLK, read the register write operation status.
- 3.No.27individualSCLK, Bundle $DRDY/DOUT$ The output is pulled high.
- 4.No.28to the first29individualSCLK, switch $DRDY/DOUT$ for input.
- 5.No.30to the first36individualSCLK, input register to write or read command word data (high bit input first).
- 6.No.37individualSCLK, switch $DRDY/DOUT$ direction (if writing a register,  
 $DRDY/DOUT$ is input; if it is to read a register, $DRDY/DOUT$ for output).
- 7.No.38to the first45individualSCLK, input register configuration data or output register configuration data (high bit first input/output).
- 8.No.46individualSCLK, switch $DRDY/DOUT$ for output and put $DRDY/DOUT$ Pull high.  
update1/ update2is set or cleared.

### 2.6.7.1 SPICommand word

CS1238have2command words, the length of the command word is7bits, the command words are described as follows:

surface10 CS1238Command word description table

command name	command byte	describe
Write configuration register	0x65	Write configuration registerConfig
Read configuration register	0x56	Read configuration registerConfig

### 2.6.7.2 SPIregister

CS1238There is a set of registersConfig.

#### Configregister


register	R/W	describe	reset value
describe	Reserved bit	configuration register	0x0C
Configuration bits	B7	B6	B5
describe	Reserved bit	REFOutput switch	ADCOutput rate selection
Configuration bits	B3	B2	B1
describe	PGAchoose		channel selection

surface11 ConfigRegister description table

Bits	describe										
[7]	- The chip reserves usage bits. <b>The default is0, write when writing0, don't write1</b>										
[6]	REFO_OFF <b>REFOutput switch:</b> defaultREFoutput on 1=closureREFoutput. 0=REFNormal output.										
[5:4]	SPEED_SEL <b>ADCOutput rate selection:</b> The default is10Hz <table border="1"> <tr> <td>SPEED_SEL[1:0]</td> <td>describe</td> </tr> <tr> <td>00</td> <td>ADCThe output rate is10Hz</td> </tr> <tr> <td>01</td> <td>ADCThe output rate is40Hz</td> </tr> <tr> <td>10</td> <td>ADCThe output rate is640Hz</td> </tr> <tr> <td>11</td> <td>ADCThe output rate is1280Hz</td> </tr> </table>	SPEED_SEL[1:0]	describe	00	ADCThe output rate is10Hz	01	ADCThe output rate is40Hz	10	ADCThe output rate is640Hz	11	ADCThe output rate is1280Hz
SPEED_SEL[1:0]	describe										
00	ADCThe output rate is10Hz										
01	ADCThe output rate is40Hz										
10	ADCThe output rate is640Hz										
11	ADCThe output rate is1280Hz										
[3:2]	PGA_SEL <b>PGAchoose:</b> defaultPGAfor128, in temperature measurement modePGA_SEL=00 <table border="1"> <tr> <td>PGA_SEL[1:0]</td> <td>describe</td> </tr> <tr> <td>00</td> <td>1</td> </tr> <tr> <td>01</td> <td>2</td> </tr> <tr> <td>10</td> <td>64</td> </tr> <tr> <td>11</td> <td>128</td> </tr> </table>	PGA_SEL[1:0]	describe	00	1	01	2	10	64	11	128
PGA_SEL[1:0]	describe										
00	1										
01	2										
10	64										
11	128										
[1:0]	CH_SEL[1:0] <b>channel selection:</b> The default channel is channelA <table border="1"> <tr> <td>CH_SEL[1:0]</td> <td>describe</td> </tr> <tr> <td>00</td> <td>aisleA</td> </tr> <tr> <td>01</td> <td>aisleB</td> </tr> <tr> <td>10</td> <td>temperature</td> </tr> <tr> <td>11</td> <td>short inside</td> </tr> </table>	CH_SEL[1:0]	describe	00	aisleA	01	aisleB	10	temperature	11	short inside
CH_SEL[1:0]	describe										
00	aisleA										
01	aisleB										
10	temperature										
11	short inside										

### 2.6.8 Power downmodel

when SCLK goes from low to high and remains high for more than  $100\mu s$ , CS1238 Enter PowerDown mode, all circuits of the chip will be turned off at this time, and the power consumption is close to 0. When returning to low level, the chip will re-enter normal working state.




picture10 CS1238 PowerDownSchematic diagram of the model

symbol	describe	minimum value	typical value	maximum value
t10	SCLKHigh level hold time	$100\mu s$		
t11	SCLKLow level hold time after falling	$10\mu s$		

### 3Chip packaging

CS1238useSOP14\DIPI4Encapsulation.


#### 3.1 SOP-14pin



picture11chipSOP14Package size information

SYMBOLS	MIN	NOR	MAX
	(mm)		
A	1.473	1.625	1.727
A1	0.101	-	0.254
B	0.330	0.406	0.508
C	0.190	0.203	0.249
D	8.534	8.661	8.737
E	3.810	3.911	3.987
e	-	1.270	-
H	5.791	5.994	6.197
L	0.381	0.635	1.270
θ°	0°	-	8°

#### 3.2 DIP-14pin



picture12chipDIP14Package size information

SYMBOLS	MIN	NOR	MAX
	(mm)		
A	-	-	5.334
A1	0.381	-	-
A2	3.175	3.302	3.429
D	18.669	1.905	19.685
E	7.62		
E1	6.223	6.35	6.477
L	2.921	3.302	3.810
eB	8.509	9.017	9.525
θ°	0°	7°	15°